Abstract: This paper presents a circuit architecture aiming for FPGA synthesis of a processing stage of an Automatic Target Recognition (ATR) algorithm to classify non-cooperative targets in Synthetic ...