Static timing analysis is a technique of computing of cell delay and interconnect delay in design (known as path delay) and comparing it against constrain (timing specific) set in SDC file. This paper ...

The process of functional verification in VLSI design is as follow. Static Timing Analysis (STA): Static Timing Analysis is another crucial step in VLSI design that focuses on validating the timing ...